Abstract
Introduction
Accurate specification of the timing requirements of a block of logic is essential to drive downstream algorithms such as timing driven synthesis, placement, sizing, power optimization, routing, etc. The timing specifications are usually provided in the form of arrival/valid times for signals at the input pins of the block and required arrival times for signals at the output pins. The arrival and required times are usually specified with reference to some global ideal (not physical) event such as the rising/falling edge of an ideal clock.
Due to increasing demands on frequency and power, modern digital chips utilize several clocks within their circuitry. In many cases, the block whose timing has to be specified ends up having interface signals (pins) whose timing is specified with respect to different clocks and/or different edges. In fact, each pin can have several such events.
Most logic synthesis and technology mapping algorithms, that address timing constraints directly (as opposed to just minimizing the timing, which could lead to significant over-design) do so by directly or indirectly propagating arrival times [1, 2, 5, 8, 9] or delays [3, 4, 7] . Some ( [10] ) assume a single clock. All these algorithms implicitly deal with only one constraint clock/edge or assume that there is a dominant clock which is used to drive the solution (i.e. a pure delay model). These algorithms can not be easily/efficiently modified to handle multiple clocks/edges.
Hence there is a need to develop an algorithm to (1) eliminate the reference to multiple reference clocks/edges and (2) reduce multiple events on a pin into a single event without relaxing the intent of the original timing specs. Then, the simplified specs can be used to drive downstream tools such as synthesis while guaranteeing that the resulting circuit will satisfy the original timing specs in its original environment. Even when the synthesis/optimization algorithm can deal with multiple clocks/edges, this algorithm can be used to reduce/simplify the timing constraints up front so that the algorithm does not have to deal with this complexity in its inner loops. This can improve the run-time of the algorithm. [6 ] addresses the problem of generation of timing constraints to guide the redesign of portions of combinational logic. However, the concept of simplifying the timing specifications from multiple clock/edge to single clock/edge has not been systematically addressed so far.
The outline of the rest of the paper is as follows. Section 2 defines the problem and introduces the concept of specification transformation. Section 3 translates the specification into a timing budget graph and proves that if certain conditions on the graph are satisfied, an efficient and optimal solution exists. Section 4 describes solutions to the general and restricted problem. Section 5 shows results based on current industrial processor designs.
Problem Definition
The connectivity interface of a combinational block of logic, B, is specified by a set of interface pins . For the rest of the paper, let { be the input pins and let be the output pins. Functionally, each output pin is a Boolean function of one or more input pins:
Timing specification description
Each timing specification (or event) specifies a delay (in time units) before/after the rise/fall edge of an ideal clock. Formally, a timing specification is a 4-tuple (delay, before|after, clock, rise|fall) where clock is an element in global_clock_set, the set of all clocks in the design.
It is assumed that the clock cycle times are harmonically related (i.e. there is an overall cycle time which is an integral multiple of each cycle time). There is no restriction on their duty cycles.
Associated with each input pin are one or more arrival times which specify the latest times after which the input signal is valid (and can be sampled/used by the block). Hence "100 A clk_a R" means that the signal is needed 100ps after rise of clk_a. Similarly, for each output pin, one or more required arrival times are specified, which denote the earliest time when the signal is required at that pin (to be sampled by the receiving logic). Hence "100 B clk_a F" specifies that the signal is needed 100ps before the falling edge of clk_a.
Each input pin is associated with a set of arrival times and each output pin is associated with a set of required arrival times
Let A be the vector ( ) 
Transformation of timing constraints
Let us define event timing budget, , between an arrival specification a at an input pin and a required specification r at an output pin as the interval which is available for logic computation between those two specifications. Since each pin may have multiple timing specifications, let us define the pin timing budget, between input pin i and output pin j, as the smallest event timing budget among the arrivalrequired spec pairs:
The arrival times vector A and the required times vector R effectively specify the time budgets for all paths in the circuit block and set the constraints for timing-driven tools.
A timing specification can be transformed into another specification . Let us define such a transformation to be valid if satisfies all the constraints imposed by and denote it as
. Note that a transformation can be valid even though the numeric values for the arrival/required specs may have changed.
where and
′ are the pin timing budgets in
The proof is left out due to space limitations.
We can have three cases: • Case 1: As long as the pin timing budget for each input-output combination in the circuit is maintained during the transformation, there is no loss from a timing perspective.
Let us define such transformations as non-reducing transformations. If ) , ( R A ′ ′ is simpler than by having fewer events or fewer clocks, this is a useful transformation.
• Case 2: Some transformations may reduce the pin timing budget for one or more input-output combinations. Such a transformation is still valid (from Theorem 1). Let us call such transformations as reducing transformations. In those cases, the paths whose budgets have been reduced will have to be synthesized/placed with less timing budget than the original. Hence it is preferable to reduce the budgets as little as possible.
• Case 3: Any transformation which increasing the pin timing budget on any path violates Theorem 1 and is hence not a valid transformation.
Problem statement:
Given a combinational block , find an equivalent specification (
All the arrival and required events in ' A and refer to one and only one clock,
i.e. each pin has only 1 arrival/required spec, 3.
)
. budgets are reduced minimally, if at all.
Formulation
For simplicity, let us consider a subset of the general problem where each pin has only one arrival or required specification.
Also, without loss of generality, let us set the delay in each arrival and required specifications to 0 (non-zero delays simply result in scalar additions/subtractions to the valid/required times).
Figure 1. Block inputs and outputs.
Consider the example in Figure 1 with 4 inputs and 2 outputs.
( ) They can be combined into a timing budget own in Figure 4 . The TBG is ighted multigraph G = (V, E) where
Recall that n and m are the number of input & pins respectively. te that there can be more than one edge bet G can have cycles. We can have a forest of connected graphs. scribe a quick solution to solve the roblem when the conditions of Theorem 2 are sat ged graph (TBG) satisfies the conditions specified in Theorem 2, the problem can be so directed acyclic graph (not a multi-graph).
Examples

S conditions of
The to e single clock, clk_c, has a cycle time τ c = τ s =800ps. The arrival and required specifications are now delayed appropriately to maintain their relative path timing budgets. The solution is optimal and no budgets need to be reduced. The linear time offsets and the corresponding timing specification (in parenthesis) are shown. 
Solution
We first de p isfied. We then describe a general solution framework based on numerical programming to solve the problem when these conditions are not satisfied.
Quick solution
If the timing bud lved quickly and optimally using graph traversal. Recall that such a TBG is a weighted directed acyclic graph ) , 
The algorithm converts the TBG into a biir w d ectional graph, G′ . Lines 7-13 perform a breadth first traversal of G′ sing a FIFO/queue Q; the offset is propagated henever an unseen vertex is encountered. The initial topological sort is not necessary; it is done to make most of the offsets positive, which is aesthetically preferable.
If the TBG is actually a forest of unconnected gra u phs, the above algorithm can be performed on each graph in the forest.
The resulting offsets are the timing assignments in the single clock formulation.
Let us illustrate this algorithm on the TBG in Figure  4 . Let 4 a′ be the starting vertex v 1 (line 1). The modified graph G′ is similar to the TBG, except that the edges are bi-directional -the added/reverse edges have negated edge weights. In the first pass of the BFS loop (lines 7-13), 4 a′ is dequeued and its unseen neighbor, 3 a′ , is enqueued and its offset set to 0. In the second pass, 3 a′ is dequeued and its unseen neighbors, 2 a′ , 1 a′ d 6 r′ , are enqueued and their offsets set to +200ps, -400ps and +200ps respectively. Note that since we traversed a reversed edge to get to 1 a an ′ , we use -400ps as the offset increment. In the third pass, 2 a′ is dequeued and its unseen neighbor, 5 r′ , is ueued and its offset is set to 400ps. The rem ining iterations of the BFS loop unload the queue and don't discover any new vertices.
The This works well in cases where non-reducing transformations are possible (i.e. when Theorem 2 is satisfied). However, when some budgets have to be reduced to meet the constraints, Objective1 may behave erratically. Since all budget reductions are linearly summed in Objective1, it can result in reducing some path budgets by a large amount (sometimes zeroing them out) even when it is not necessary. Specifying a zero time budget for a pin pair means that the circuit along that path can not be realized. Hence it should be avoided. Using a quadratic objective function, as in Objective2 below, results in a more even reduction of budgets between pin-pairs. Note that 1 a′ → 3 r′ budget is reduced.
Results
The proposed algorithms have been implemented and run in the context of a layout based logic resynthesis flow for high performance processor designs on 65nm process technology. Purely combinational regions of physically close, timing critical cells were extracted using a clustering algorithm. Table 1 shows some results for several regions using the numerical programming formulation with quadratic objective function. The columns are the size (number of standard cells), number of input and output pins and the number of unique reference clocks/edges (before applying the algorithm) for the regions. The last column is the budget reduction percentage ( as a fraction of )for all the input/output pin pairs. In all cases, the number of reference edges was reduced to one. We can see from the results that it is practical to apply this algorithm without reducing the overall budgets in a big way.
Conclusions and Future Work
We show a method to formulate the multiclock/edge specification problem and reduce the specification to a single clock/edge. We convert the timing specification problem into a timing budget graph and prove that when a set of conditions are satisfied, the timing specification can be reduced efficiently and without any loss of time budget. When these conditions are not met, we formulate an optimization problem and solve it to yield the single clock/edge specification. Finally, we show that these algorithms produce reasonable results on current processor circuits.
Future work could address rise and fall timing specs for the signals (not the reference edge, which we have already considered), better optimization functions, allow sequential elements inside the block and handle timing overrides.
